

SMD CRYSTAL OSCILLATOR



• D7ST Series



7050 LVDS OSC

FEATURES


- 7.0*5.0*1.8mm package
- Tri-State function available
- Low Jitter and Noise
- LVDS output
- Ideal for Fiber-optic communication applications, FTTH and SONET/SDH applications, Sever, FCHBA, Fibre Channel, Gigabit Ethernet, and Serial ATA


Electrical Specifications


Parameter Condition			D7ST	
Frequency Range	FO	Jonainen.	25~156.25MHz	
Output Specification			LVDS	
Frequency Stability*		All Condition	±25ppm, ±50ppm, ±100ppm	
Operating Temperature Range	Topr		-20°C~+70°C(-40°C~+85°C option)	
Storage Temperature Range	Tstg		-55°C∼+125°C	
Power supply Voltage	V_{DD}		3.3V+/-5%	2.5V+/-5%
Supply Current	Idd		80mA Max	
Output Symmetry	Sym	At ½Vpp	40/60%(45/55% Option)	
Rise time	Tr	20%Vpp~80%Vpp	1nS Max	
Fall Time	Tf	80%Vpp~20%Vpp	1nS Max	
Output Voltage	V_{OH}		1.4V Typ.	
	V_{OL}		1.1V Typ.	
Differential output voltage	V_{OD}		350mV Typ.	
Differential output error	$\triangle V_{\text{OD}}$		40mV Typ.	
Offset voltage	Vos		1.25V Typ.	
Offset error	△Vos		50mV Typ.	
Output Load			100Ω Ouput - comp. output	
Integrated phase jitter (RMS)		Integrated 12KHz to 20MHz	1pS Max	
Start Time	Ts		10mS Max	
Aging(First Year)		25°C ±3°C	±2ppm Max	
Pin 1,tri-state function			Pin 1=H or openOutput active at pin 4,5	
			Pin 1=Lhigh impedance at pin 4,5	
Packing Unit		1000pcs/reel		

^{*}Include: 25° C tolerance, operating temperature range, input voltage change, aging, load change, shock and vibration


Mechanical Dimensions(mm)









Recommended Solder Pattern



Test Circuit



Output Waveform



 $^{**}Note: 0.01uF\ by pass\ capacitor\ should\ be\ placed\ between\ V_{DD}(Pin6)\ and\ GND(Pin3)\ to\ Minimize\ power\ supply\ line\ noise$